Datasheet4U Logo Datasheet4U.com

IDT723613 Datasheet CMOS Clocked Fifo

Manufacturer: Integrated Device Technology

Overview: CMOS Clocked FIFO With Bus Matching and Byte Swapping 64 x 36 Integrated Device Technology, Inc.

General Description

: The IDT723613 is a monolithic, high-speed, low-power, BiCMOS synchronous (clocked) FIFO memory which supports clock frequencies up to 67 MHz and has read-access times as fast as 10 ns.

The 64 x 36 dual-port SRAM FIFO buffers data from port A to port B.

The FIFO has flags to indicate empty and full conditions, and two programmable flags, Almost-Full (AF) and Almost-Empty (AE), to indicate FUNCTIONAL BLOCK DIAGRAM CLKA W/RA ENA MBA CSA Port-A Control Logic Parity Gen/Check Bus Matching and Output Byte Swapping Register MBF1 PEFB PGB RST ODD/ Mail 1 Register Parity Generation EVEN 36 Input Register 64 x 36 SRAM Output Register Device Control 36 64 x 36 Write Pointer Read Pointer B0 - B35 FF AF FIFO Status Flag Logic Programmable Flag Offset Registers EF AE CLKB Port-B Port-B Control Control Logic Logic FS0 FS1 A0 - A3

Key Features

  • Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge).
  • 64 x 36 storage capacity FIFO buffering data from Port A to Port B.
  • Mailbox bypass registers in each direction.
  • Dynamic Port B bus sizing of 36-bits (long word), 18-bits (word), and 9-bits (byte).
  • Selection of Big- or Little-Endian format for word and byte bus sizes.
  • Three modes of byte-order swapping on Po.

IDT723613 Distributor